Realtek

»» Download latest english datasheets for Realtek sound, network and other chips and devices ««

Englisch-Handbücher für die Realtek Chips * English datasheets for Realtek chips * Английскиe rуководство для чипов Realtek * Anglická dokumentace k čipům Realtek * Inglés manuales para chips de Realtek * Angielskie podręczniki dla Realtek chipów * Les manuels d'anglais puces Realtek * Inglês manuais de chips Realtek * Inglese manuali per chip Realtek

LATEST PDF DATASHEETS

DOWNLOAD - TOP 15

INTERESTING WEBSITE


ENGLISH DATASHEETS for Realtek RTL8801B
Realtek RTL8801B (other chip)
Release: 3.4 from 2003-08-11
File: rtl8801b_datasheet_3.4.pdf
Downloaded: 803×
Designed only for Realtek RTL8801B
The RTL8801B provides a two-port physical layer (PHY) function in a cable-based IEEE 1394-1995 and IEEE P1394a network. Each cable port incorporates two differential line transceivers. The transceivers include circuitry to monitor the line conditions as needed for determining connection status, for initialization and arbitration, and for packet reception and transmission.

1. Data bits to be transmitted through the cable ports are received from the Link On 2/4/8 data lines (D0-D8), and are latched internally in the RTL8801B in synchronization with the 49.152MHz system clock. These bits are combined serially, encoded, and transmitted at 98.304, 196.608, or 393.216Mbps as an outbound data-strobe information stream. During transmission, the encoded data is transmitted on the twisted pair B (TPB) cable pair(s), and the encoded strobe information is transmitted on the twisted pair A (TPA) cable pair(s).

2. During packet reception the TPA and TPB transmitters of the receiving cable port are disabled, and the receivers for that port are enabled. The encoded data information is received on the TPA cable pair, and the encoded strobe information is received on the TPB cable pair. The received data-strobe information is decoded to recover the received clock signal and the serial data bits. The serial data bits are split into two nibbles, or four by two bits, and parallel transmitted (repeated) out of the other active (connected) cable ports.

3. Both the TPA and TPB cable interfaces incorporate differential comparators to monitor the line states during initialization and arbitration. The output of these comparators is used by the internal logic to determine the arbitration status. The TPA channel monitors the incoming cable common-mode voltage. The value of the common-mode voltage is used during arbitration to set the speed of the next packet transmission. In addition, the TPB channel monitors the incoming cable common-mode voltage for the presence of a remotely supplied twisted-pair bias voltage. The presence or absence of this common-mode voltage is used as an indication of cable connection status. The cable connection status signal is internally debounced in the RTL8801B on a cable disconnect-to-connect. The debounced cable connection status signal initiates a bus reset. On a cable disconnect-to-connect, a debounce delay is incorporated. There is no delay on a cable disconnect.


Copyright © 2007-2018 Bubik s.r.o.     All rights reserved / Alle Rechte vorbehalten / Todos los derechos reservados / Все права защищены / Wszelkie prawa zastrzeżone
www.realtek.cz